

Aayush Kumar
240102202

2 Stage OTA Design

Assumptions

$$C_L = 10 \text{ pF}$$

$$\text{unity GBW} = 10 \text{ MHz}$$

$$C_C = 2.2 \times C_L = 2.2 \text{ pF}$$

taking C_C to be 3 pF for init. calculation

$$V_{OD} = 0.2 \text{ V for all transistors}$$

Calculations

$$g_{m1} = 2\pi \times 10 \text{ MHz} \times C_C = 188.5 \mu\text{A/V}$$

$$I_{D1} = 18.85 \mu\text{A} \approx 20 \mu\text{A}$$

$$\text{tail current} = 2 \times 20 = 40 \mu\text{A}$$

$$\left(\frac{W}{L}\right)_{1,2} : \quad \frac{W}{L} = \frac{g_{m1}^2}{2(\mu_n C_{ox} \cdot I_{D1})} = 3.86 \approx 4$$

$$\left(\frac{W}{L}\right)_{3,4} : \quad \frac{W}{L} = \frac{2 \cdot I_{D3}}{\mu_p C_{ox} \cdot (V_{OD})^2} = 10$$

$$\left(\frac{W}{L}\right)_o : \quad I_o = 2 I_{D1} \\ \therefore \left(\frac{W}{L}\right)_o = 2 \left(\frac{W}{L}\right)_1 = 2 \times 4 = 8$$

$$\cancel{g_{m1}} \quad g_{m5} \approx 2.2 g_{m1} \left(\frac{C_L}{C_C}\right) \\ \approx 138.2 \mu\text{A/V}$$

taking g_{m5} to be $1500 \mu\text{A/V}$

$$I_{D5} = \frac{g_{m5} \cdot (V_{OD})}{2} = \frac{1500 \times 0.2}{2} = 150 \mu\text{A}$$

$$\left(\frac{W}{L}\right)_5 : \quad \frac{W}{L} = \frac{g_{m5}^2}{2 \mu_n C_{ox} \cdot I_{D5}} = \frac{(1500)^2}{2 \times 100 \times 150} = 75$$

$$\left(\frac{W}{L}\right)_6 : \quad \frac{W}{L} = \frac{2 I_D}{\mu_n C_{ox} (V_{OD})^2} = 32.6 \approx 33$$

$$R_2 = \frac{1}{g_{m5}} = 667 \Omega$$

M₁, M₂ → differential pair (NMOS)

$$W = 4 \mu\text{m}$$

$$L = 1 \mu\text{m}$$

$$I_D = 20 \mu\text{A}$$

$$r_o = 500 \text{ k}\Omega$$

$$g_m = 188.5 \mu\text{A/V} \quad (200 \mu\text{A/V} \text{ when } I_D \text{ approx. from } 18.85 \text{ to } 20 \mu\text{A})$$

M₃, M₄ → PMOS current mirror pair

$$W = 10 \mu\text{m}$$

$$L = 1 \mu\text{m}$$

$$I_D = 20 \mu\text{A}$$

$$r_o = 500 \text{ k}\Omega$$

$$g_m = 188.5 \mu\text{A/V}$$

M₀ → tail current source

$$W = 8 \mu\text{m}$$

$$L = 1 \mu\text{m}$$

$$I_D = 40 \mu\text{A}$$

$$r_o = \frac{1}{\lambda I_D} = \frac{1}{0.001 \times 40 \times 10^{-6}} = 250 \text{ k}\Omega$$

$$g_m = 400 \mu\text{A/V}$$

M₅ → 2nd stage CE-amp

$$W = 75 \mu\text{m}$$

$$L = 1 \mu\text{m}$$

$$I_D = 150 \mu\text{A}$$

$$r_o = 66.66 \text{ k}\Omega$$

$$g_{m5} = 1500 \mu\text{A/V}$$

M₆ → 2nd stage current source

$$W = 33 \mu\text{m}$$

$$L = 1 \mu\text{m}$$

$$I_D = 150 \mu\text{A}$$

$$r_o = 66.66 \text{ k}\Omega$$

$$g_m = 1500 \mu\text{A/V}$$

(b) other components

$$\text{ideal curr. source} = 4 \mu\text{A}$$

$$M_7 \text{ bias transistor; } W = 0.4 \mu\text{m}$$

$$L = 1 \mu\text{m}$$

$$C_C = 3 \text{ fF}$$

$$C_L = 10 \text{ fF}$$

(c) DC gain

the open loop gain of the amplifier is 67.5 dB
 $A_v = 2238.72$


(d) Power consumption

$$V_{DD} = 1.8 \text{ V}$$

$$I_{\text{net}} = I_{\text{tail}} + I_{\text{ref}} + I_{C5} \\ = 40 + 4 + 150 \\ = 194 \mu\text{A}$$

$$P = 1.8 \times 194 = 349.2 \mu\text{W}$$






At unity gain, phase margin = $-116 + 180 = 64$ degree

After plotting the frequency response, the Miller compensation capacitance was tuned from 3pF to 2pF to bring PM closer to 60 degree.

Closed Loop Response

Schematic:



$R_F = 50k$ ohm feedback resistor

Closed loop gain = $1 + R_F/R_1 = 2$


Input pulse is varied from 0.9 to 1.1 V because input voltage needs to be a minimum voltage so as to maintain all transistors in saturation. $V_{dd}/2 = 0.9$ taken as DC voltage to be safe.

Result:


Input pulse = $1.1 - 0.9 = 0.2$ V

Output pulse = $1.299 - 0.9 = 0.399$ V


Closed loop gain = $0.399/0.2 = 2$



Frequency Response:



Closed Loop gain = 6.01 dB



Closed loop phase Margin = $-92 + 180 = 88$ degree